| |
|
|
|
|
|
2009-2010 University Catalog
|
ECE 448 - FPGA and ASIC Design with VHDLCredits: 4
Practical introduction to modeling of digital systems with VHDL for logic synthesis. Overview and comparative analysis of design flow and tools for FPGAs and standard-cell ASICs. Discusses verification of digital systems using testbenches, prototyping boards and modern testing equipment, and illustrates VHDL-based design methodology with multiple examples from communications, control, DSP, and cryptography. Laboratory experiments create link between simulation and actual hardware implementation based on FPGA boards.
Prerequisites
Grade of C or better in ECE 445.
Hours of Lecture or Seminar per week
3
Hours of Lab or Studio per week
3
When Offered
S
|
|
Print-Friendly Page