The page uses Browser Access Keys to help with keyboard navigation. Click to learn moreSkip to Navigation

Different browsers use different keystrokes to activate accesskey shortcuts. Please reference the following list to use access keys on your system.

Alt and the accesskey, for Internet Explorer on Windows
Shift and Alt and the accesskey, for Firefox on Windows
Shift and Esc and the accesskey, for Windows or Mac
Ctrl and the accesskey, for the following browsers on a Mac: Internet Explorer 5.2, Safari 1.2, Firefox, Mozilla, Netscape 6+.

We use the following access keys on our gateway

n Skip to Navigation
k Accesskeys description
h Help
George Mason University
    George Mason University
   
 
 
 
2016-2017 University Catalog 
  
2016-2017 University Catalog

ECE 448 - FPGA and ASIC Design with VHDL

Credits: 4
Limited to 2 Attempts
Offered by Electrical and Computer Engineering  
Practical introduction to modeling of digital systems with VHDL for logic synthesis. Overview and comparative analysis of design flow and tools for FPGAs and standard-cell ASICs. Discusses verification of digital systems using testbenches, prototyping boards and modern testing equipment, and illustrates VHDL-based design methodology with multiple examples from communications, control, DSP, and cryptography. Laboratory experiments create link between simulation and actual hardware implementation based on FPGA boards.

Prerequisite(s): Grade of C or better in ECE 445.
Prerequisite(s) enforced by registration system.

Schedule Type: LAB,
LEC
Hours of Lecture or Seminar per week: 3
Hours of Lab or Studio per week: 3
When Offered: Spring